**FIG. 1**




FIG. 2

08/733831




FIGURE 3





FIGURE 4

FIGURE 5 IEEE 280



to memory system $\text{E} \text{C} \text{O} \text{E} \text{D} = \text{T} \text{E} \text{B} \text{E} \text{E} \text{E} \text{C} \text{G} \text{D}$ to working registers




FIG. 6a)

FIG. 6b)

FIG. 6c)




fig. i

PI	dc	ecnt	cid0v	bptr	cins	bins	apb ready	logical iterations			memory data		
								0	1	2	3	4	5
1	4	1	0	1	0	1	0	0	0	0	0	-	-
2	3	1	1	5	0	1	0	0	0	0	0	-	-
3	2	1	2	9	1	1	1	1	1	1	1	-	-
4	1	1	2	10	2	2	2	2	1	1	1	-	-
5	0	1	2	17	9	1	1	1	0	0	0	-	-
6	0	0	3	20	9	1	1	1	1	1	1	-	-
7	0	0	2	20	13	1	1	1	1	1	1	-	-
8	0	0	1	20	17	1	1	1	1	1	1	-	-
				20	18	2	2	2	2	1	1	-	-
				20	19	3	3	3	3	1	1	-	-
				20	16	0	0	0	0	1	1	-	-
				20	19	3	3	3	3	1	1	-	-
				20	15	3	3	3	3	1	1	-	-
				20	14	2	2	2	2	1	1	-	-
				20	10	2	2	2	2	1	1	-	-
				20	9	1	1	1	1	1	1	-	-
				20	8	0	0	0	0	1	1	-	-
				15	7	3	3	3	1	1	1	-	-
				12	4	0	0	0	1	1	1	-	-
				11	3	3	3	3	1	1	1	-	-
				10	2	2	2	2	1	1	1	-	-
				9	1	1	1	1	1	1	1	-	-
				8	0	0	0	0	1	1	1	-	-
				7	0	0	0	0	0	1	1	-	-
				6	0	0	0	0	0	1	1	-	-
				5	0	0	0	0	0	1	1	-	-
				4	0	0	0	0	0	1	1	-	-
				3	0	0	0	0	0	1	1	-	-
				2	0	0	0	0	0	1	1	-	-
				1	0	0	0	0	0	1	1	-	-
				0	0	0	0	0	0	1	1	-	-

FIG. 8